ABSTRACT In this paper, based on fractional calculus, the arbitrary-order fractor is proposed to implement the analog circuit realization of the arbitrary-order Fractional Hopfield Neural Networks (FHNNs) and the fractor-based FHNNs are first proposed to apply to the hardware security of defense against chip cloning attacks. Since the fractor is the most important circuit component needed to implement the FHNNs, the hardware achievement of the arbitrary-order fractor is the primary task and crux for the state-of-the-art application of the FHNNs to defense against chip cloning attacks. Motivated by this need, based on fractional calculus, the arbitrary-order fractor is proposed to implement the analog circuit realization of the arbitraryorder FHNNs and the fractor-based FHNNs are proposed to apply to defense against chip cloning attacks. The first step is the proposal for the analog circuit realization of an arbitrary-order FHNN. In particular, the hardware achievement of the arbitrary-order net-grid-type capacitive scaling fractor of the arbitraryorder FHNNs is chiefly analyzed in detail. The circuit configuration of the arbitrary-order net-grid-type scaling fractor can be achieved more convenient than any other discovered approximate implementation of the arbitrary-order fractor. Finally, the approximation performance of the arbitrary-order fractor of the FHNNs is analyzed, the arbitrary-order FHNNs are achieved by analog circuit realization, and its ability of defense against chip cloning attacks is illustrated in detail experimentally. The main contribution of this paper is the proposal for the first preliminary attempt of a feasible hardware implementation of the arbitrary-order FHNNs for defense against chip cloning attacks. Different order FHNNs can be achieved and distributed for different users, respectively. Thus, in a similar way to frequency band, order band can also be allocated efficiently that is another emerging promising electronic resource.
I. INTRODUCTION
Fractional calculus is created as old as the integer-order calculus, but until recently, it is seldom known by most of mathematicians and physical scientists in engineering fields. The commonly used fractional calculus definitions are Grünwald-Letnikov, Riemann-Liouville, and Caputo, respectively [1] , [2] . Nowadays, fractional calculus appears to be a promising mathematical approach for physical scientists and engineering technicians [1] , [2] . Some promising results and ideas have demonstrated that a fractional-order or fractional-dimensional approach is the best description for many natural phenomena such as diffusion processes [3] , [4] , bioengineering [5] , viscoelasticity theory [6] , [7] , nonlinear systems [8] , [9] , control [10] , circuits and systems [11] - [34] , image processing [35] , [36] , and neural networks [37] - [46] .
The issue of how to apply the fractor to information forensics and security, especially to the defense against chip cloning attacks, is an emerging area of research [37] - [40] . In the field of the fractional-order circuits and systems, the concept of the fractor arose following the successful implementation of the fractional-order differentiator or integrator in the form of an analog circuit. The fractance is the fractional-order impedance of a fractor [11] - [34] . Let's denote a fractor with the symbol , in which F is the abbreviation of fractor. There are two types of the fractor: capacitive fractor and inductive fractor. In particular, the tree type, two-circuit type, H type, net-grid type should be four discovered natural implementations of the fractor [18] - [23] . Compared to other approximate implementations of fractor [11] - [17] , [24] - [34] the floating point values of the capacitance, inductance, and resistance of these four natural implementation types of the fractor are not required [18] - [23] . Pu derived the generic fractional-order capacitive reactance and inductive reactance of the purely ideal arbitrary-order capacitive fractor and inductive fractor, respectively [18] , [19] . On the basis of the fractor and fractional calculus, the first preliminary attempt on implementation of a fractional-order neural network of the Hopfield type was originally envisioned in 2005 by Pu [37] . Pu et al. proposed to introduce fractional calculus to achieve a novel conceptual framework: Fractional Hopfield Neural Networks (FHNNs) [37] - [40] . The FHNNs have a fascinating capability to distinguish hardware circuits from one another, which attributes to its property of the fractionalorder-stability. The values of the attractors of a FHNN change with the fractional-order of its corresponding neurons [37] - [40] . Therefore, to apply the FHNNs to the defense against chip cloning attacks, we should achieve the analog circuit realization of the arbitrary-order FHNNs in the first place. This paper is the proposal for the analog circuit realization of the arbitrary-order FHNNs that can be applied to defense against chip cloning attacks. In particular, the analog circuit achievement of the arbitrary-order net-gridtype scaling fractor of a FHNN is discussed in detail. The main contribution of this paper is the proposal for the first preliminary attempt of a feasible hardware implementation of the arbitrary-order FHNNs for defense against chip cloning attacks.
This manuscript is organized as follows: Section 2 reviews the necessary introduction of the FHNNs. Section 3 is the proposal for the analog circuit realization of the arbitrary-order FHNNs that can be applied to defense against chip cloning attacks. The hardware achievement of the arbitrary-order net-grid-type capacitive scaling fractor of the arbitrary-order FHNNs is chiefly analyzed in detail. Section 4 illustrates the experimental results and analysis. First, the approximation performance of the arbitrary-order fractor of the FHNNs is analyzed. Second, the arbitrary-order FHNNs are achieved by analog circuit realization and its ability of defense against chip cloning attacks is illustrated in detail experimentally. In Section 5, the conclusions of this manuscript are discussed.
II. RELATED WORK
This section presents a brief necessary introduction of the FHNNs.
Pu et al. proposed to introduce fractional calculus to implement a novel conceptual framework: the FHNNs, which can be implemented by the fractor in the form of an analog circuit [37] - [40] . A FHNN model can be shown in Fig. 1 .
In Fig. 1 , S represents the number of the fractional-order neurons, n i (t) represents the input voltage of the amplifier A of the ith fractional-order neuron, a j (t) represents the output voltage of the jth fractional-order neuron, and i i (t) represents the input electric current of the ith fractional-order neuron. R i,j represents the feedback resistor that connects with the output of the jth fractional-order neuron and the input of the ith one. Figure 1 shows that every fractional-order neuron of a FHNN consists of one operational amplifier A and its related fractor and resistors. Each fractional-order neuron has the same circuit configuration. If the fractional-order of FHNN's neuron is equal to v 1 , v i , and v S , respectively,
, and F S = F v S . Therefore, from Kirchhoff's current law, we can derive the operation rule of a FHNN [37] - [40] , which can be given as:
5418 VOLUME 4, 2016 FIGURE 2. Two equivalent circuit configurations of arbitrary-order low-pass filtering net-grid-type capacitive scaling fractor: (a) First equivalent circuit configuration of v -order low-pass filtering net-grid-type capacitive scaling fractor; (b)Second equivalent circuit configuration of v -order low-pass filtering net-grid-type capacitive scaling fractor.
is a positive real number, q i is a positive integer, and 0 ≤ p i ≤ 1 [18] , [19] . Equation (1) shows that the operation rule of a FHNN is intrinsically a fractional-order partial differential equation.
III. ANALOG CIRCUIT REALIZATION OF ARBITRARY-ORDER FHNNs
This section is the proposal for the analog circuit realization of the arbitrary-order FHNNs that can be applied to defense against chip cloning attacks. Since the fractor is the most important circuit component needed to implement the FHNNs [37] - [40] , the hardware achievement of the arbitraryorder fractor is the primary task and crux for the state-ofthe-art application of the FHNNs to defense against chip cloning attacks. Due to the length limitation of this paper, in this paper, the hardware achievement of the arbitraryorder net-grid-type capacitive scaling fractor of the arbitraryorder FHNNs is chiefly analyzed in detail. The net-grid-type scaling fractor has a considerably simple circuit structure that can extremely easily implement the arbitrary-order fractor. Two equivalent circuit configurations of the arbitrary-order low-pass filtering net-grid-type scaling capacitive fractor can be shown in Fig. 2 .
Further, two equivalent circuit configurations of the arbitrary-order high-pass filtering net-grid-type scaling capacitive fractor can be shown in Fig. 3 .
Further, two equivalent circuit configurations of the arbitrary-order low-pass filtering net-grid-type scaling inductive fractor can be shown in Fig. 4 .
Further, two equivalent circuit configurations of the arbitrary-order high-pass filtering net-grid-type scaling inductive fractor can be shown in Fig. 5 .
In Figs Figures 2-5 show that the v-order net-grid-type scaling fractor has an extreme self-similar fractal structure with a series connection of infinitely repeated net-grid type structures. With regard to the v-order net-grid-type capacitive scaling fractor, the amount of resistors or capacitors is equal to the double amount of layers. In a similar way, with regard to the v-order net-grid-type inductive scaling fractor, the amount of resistors or inductors is also equal to the double amount of layers.
For the convenience of illustration, in this paper, the v-order capacitive reactance of the v-order low-pass filtering net-grid-type capacitive scaling fractor is chiefly derived in detail. In a similar way, the v-order capacitive reactance of the v-order high-pass filtering net-grid-type capacitive scaling fractor, the v-order inductive reactance of the v-order low-pass filtering net-grid-type inductive scaling fractor, and that of the v-order high-pass filtering net-gridtype inductive scaling fractor can be easily derived. Let's choose transmission parameters (or ABCD parameters) [47] as a set of parameters to restrict the voltages and currents at the input port and those at the output port of the (n + 1)th series circuit of the v-order low-pass filtering net-grid-type capacitive scaling fractor shown in Fig. 2(a) , as shown in Fig. 6 . Figure 6 shows that the transmission parameters of the (n + 1)th series circuit of the v-order low-pass filtering net-grid-type capacitive scaling fractor can be given as:
Equation (2) variables, V 2 and −I 2 . The two-port parameters in (2) provide a measure of how the (n + 1)th series circuit of the v-order low-pass filtering net-grid-type capacitive scaling fractor transmits voltage and current from a source to a load. From Fig. 6 and (2), the transmission parameters of the (n + 1)th series circuit of the v-order low-pass filtering net-grid-type capacitive scaling fractor are determined as, respectively:
where A n+1 , B n+1 , C n+1 , and D n+1 are the open-circuit voltage ratio, negative short-circuit transfer impedance, open-circuit transfer admittance, and negative short-circuit current ratio of the (n + 1)th series circuit of the v-order low-pass filtering net-grid-type capacitive scaling fractor, respectively. To determine A n+1 and C n+1 , from (3) and (5), we let the output port open as shown in Fig. 6 (a) so that I 2 = 0 and place a voltage source V 1 at the input port. Thus, according to Kirchoff's current law and Kirchoff's voltage law, from Fig. 6 (a), the following can be obtained:
where s denotes the Laplace operator. Thus, from (7), we obtain:
VOLUME 4, 2016 FIGURE 7. Circuit configuration of a 1/2-order low-pass filtering net-grid-type capacitive scaling fractor.
To determine B n+1 and D n+1 , from (4) and (6), we let the output port short-circuit as shown in Fig. 6 (b) so that V 2 = 0 and place a voltage source V 1 at the input port. Thus, according to Kirchoff's current law and Kirchoff's voltage law, from Fig. 6(b) , the following can be obtained:
Thus, from (10), we obtain:
Thus, according to the characteristics of hyperbolic function, from (2), (8), (9), (11), and (12), we have:
where
and n = √ α n r/(β n cs).
Since the transmission parameters for the overall cascaded network are equal to the product of the transmission parameters for the individual transmission parameters of each cascaded network [47] , from Fig. 2 (a), we can derive the transmission parameters for the v-order low-pass filtering net-grid-type capacitive scaling fractor, given as:
where m is the amount of the series circuits of the v-order low-pass filtering net-grid-type capacitive scaling fractor.
Since the driving-point capacitive impedance function of the v-order low-pass filtering net-grid-type capacitive scaling fractor is its v-order capacitive reactance, the v-order open-circuit capacitive reactance (Z om −v ) and the v-order shortcircuit capacitive reactance (Z sm −v ) of the v-order low-pass filtering net-grid-type capacitive scaling fractor with m series circuits can be determined as follows, respectively:
Unfortunately, (13) and (14) show that the general analytical solutions of (14), (15), and (16) shall be very complex and difficult when m is large. Therefore, to simplify the related solutions, it is natural to ponder what the fractional-order iterative reactance of the v-order low-pass filtering net-gridtype capacitive scaling fractor is.
The circuit configuration of a 1/2-order low-pass filtering net-grid-type capacitive scaling fractor [18] - [23] can be shown in Fig. 7 .
In Fig. 7 , α n β n F c −1/2 is the 1/2-order capacitive reactance of the 1/2-order low-pass filtering net-grid-type capacitive scaling fractor whose positive scaling constant of the resistance (α n ) and that of the capacitance (β n ) of its every series circuit are identical, respectively. Comparing Fig. 2(a) with Fig. 7 , we can see that the every series circuit of the 1/2-order low-pass filtering net-grid-type capacitive scaling fractor has the same circuit configuration as that of the (n + 1)th series circuit of the v-order low-pass filtering net-grid-type capacitive scaling fractor. Thus, the transmission parameters of the arbitrary series circuit of the 1/2-order low-pass filtering netgrid-type capacitive scaling fractor are identical with those of the (n + 1)th series circuit of the v-order low-pass filtering net-grid-type capacitive scaling fractor. Thus, from (13) , the characteristic equation of [T n+1 ] can be derived as:
where λ is the eigenvalue of [T n+1 ]. E is an identity matrix. Thus, from (17), the following is true:
where λ 1 and λ 2 are two different eigenvalues of [T n+1 ]. Substituting λ 1 and λ 2 into (λE − T n+1 ) X = 0, one of the eigenvector of T n+1 corresponding to λ 1 and λ 2 can be derived as:
where X is one of the eigenvector of T n+1 . Thus, form (13) and (19), we obtain:
With regard to the 1/2-order low-pass filtering netgrid-type capacitive scaling fractor shown in Fig. 7 ,
] can be easily derived. Thus, from (20), we get:
Thus, from (14) and (21), we can see that the recurrence rela-
Substituting (21) into (14), the following can be obtained:
Substituting (13) into (22), the following can be obtained:
Thus, form (23), the 1/2-order open-circuit capacitive reactance (Z om −1/2 ) and the 1/2-order short-circuit capacitive reactance (Z sm −1/2 ) of the 1/2-order low-pass filtering net-gridtype capacitive scaling fractor with m series circuits can be determined as follows, respectively:
Thus, from (24) and (25), the following is true:
Equations (26) and (27) show that the cascade circuit with a series connection of infinitely repeated net-grid type structures shown in Fig. 7 achieves the 1/2-order low-pass filtering net-grid-type capacitive scaling fractor whose 1/2-order open-circuit capacitive reactance is the same as its 1/2-order short-circuit capacitive reactance. Further, the infinitely iterative circuit configurations of the v-order low-pass filtering net-grid-type capacitive scaling fractor can be shown in Fig. 8 .
In Fig. 8 , Z 0 , Z 1 , Z 2 , and Z n−1 are the driving-point capacitive impedance function of the first iterative circuit, the second iterative circuit, the third iterative circuit, and the nth iterative circuit of the v-order low-pass filtering netgrid-type capacitive scaling fractor, respectively. in Fig. 8(b) , let's assume that the currents of r and c are i r (s) and i c (s), respectively. The input voltage and input current of Z 0 are V i (s) and I i (s), respectively. Hence, from Fig. 8(b) , according to Kirchoff's current law and Kirchoff's voltage law, we get:
According to the Cramer's rule of linear algebra, from (28), we obtain:
Thus, (29) can be rewritten as:
Thus, from (27) and (30), the following is true: 
Comparing Fig. 2 (a) with Fig. 8 , we can further see that the v-order low-pass filtering net-grid-type capacitive scaling fractor can be treated as an infinitely successively nested structure of the first iterative circuit, the second iterative circuit, the third iterative circuit, · · · , the nth iterative circuit (n → ∞) shown in Fig. 8 . Therefore, the v-order capacitive reactance of the v-order low-pass filtering netgrid-type capacitive scaling fractor is equal to the limiting value of the recursion equation of successively nested Z 0 (s), Z 1 (s), Z 2 (s), · · · , and Z n−1 (s) when n → ∞. Hence, from (31)-(34), the v-order capacitive reactance of the v-order low-pass filtering net-grid-type capacitive scaling fractor can be derived as (35) , shown at the top of this next page. Equation (35) is essentially a specific continued fraction expansion. Thus, from (35), the fractional-order iterative reactance of the v-order low-pass filtering net-grid-type capacitive scaling fractor can be derived as:
(s) are the driving-point capacitive impedance functions of the v-order low-pass filtering netgrid-type capacitive scaling fractor with n series circuits and that with (n − 1) series circuits, respectively. From Fig. 2 , when n → ∞, the following is true:
Thus, from (37), (36) can be rewritten as:
In (38), αβ is actually the fractal scaling factor of the v-order low-pass filtering net-grid-type capacitive scaling fractor. Equation (38) is the non-regularized iterative scaling equation of the v-order low-pass filtering net-grid-type capacitive scaling fractor. Equation (38) shows that it accords with standard dynamical scaling law [31] - [34] , [48] . Thus, the solution of (38) can be given as:
where κ is a scalar factor. Substituting (39) into (38) gives:
where 1/rc is the eigen frequency of the v-order lowpass filtering net-grid-type scaling capacitive fractor. Since 0 < v < 1, when s → 0, s −v s → 0. Thus, when s → 0 (low-pass filtering), (40) can be simplified as:
Hence, when s → 0 (low-pass filtering), the solution of (41) can be derived as:
where lg () is a logarithm. Equation (42) shows that with regard to the v-order low-pass filtering net-grid-type scaling capacitive fractor shown in Fig. 2 , its fractional-order merely essentially depends on its two positive scaling constants (α and β), but has nothing to do with its resistance and capacitance (r and c). Therefore, the fractional-order of the v-order low-pass filtering net-grid-type scaling capacitive fractor can be arbitrarily changed by means of altering its two positive scaling constants (α and β). In addition, from (42), we can further see that when α = 1 and β = 1, v = 1/2. Substituting α = 1, β = 1, and v = 1/2 into (39) and (40) results in:
Equation (43) shows that when α = 1, β = 1, (40) can be accurately simplified as κs −v = ακ (αβs)
The classical 1/2-order net-grid-type capacitive fractor is a purely ideal capacitive fractor [18] - [23] .
In a similar way, at first, with regard to the v-order highpass filtering net-grid-type scaling capacitive fractor shown in Fig. 3 , the fractional-order iterative reactance of the v-order high-pass filtering net-grid-type scaling capacitive fractor can be derived as: 
where F nc −v (s) and F (n−1)c −v (s) are the driving-point capacitive impedance functions of the v-order high-pass filtering netgrid-type scaling capacitive fractor with n series circuits and that with (n − 1) series circuits, respectively. From Fig. 3 , when n → ∞, the following is true:
Thus, from (45), (44) can be rewritten as: 
where 1/rc is the eigen frequency of the v-order high-pass filtering net-grid-type scaling capacitive fractor. Equation (46) is the non-regularized iterative scaling equation of the v-order high-pass filtering net-grid-type scaling capacitive fractor. Thus, the solution of (46) can be given as:
Since 0 < v < 1, when s → ∞, s −v → 0. Thus, when s → ∞ (high-pass filtering), from (48), (47) can be simplified as:
Hence, when s → ∞ (high-pass filtering), the solution of (48) can be derived as:
From (47) and (48), we can see that when α = 1, β = 1, (48) can be accurately simplified as
. The classical 1/2-order net-grid-type capacitive fractor is a purely ideal capacitive fractor [18] - [23] . Secondly, with regard to the v-order low-pass filtering net-grid-type scaling inductive fractor shown in Fig. 4 , the fractional-order iterative reactance of the v-order lowpass filtering net-grid-type inductive scaling fractor can be derived as:
where F nl v (s) and F (n−1)l v (s) are the driving-point inductive impedance functions of the v-order low-pass filtering netgrid-type inductive scaling fractor with n series circuits and that with (n − 1) series circuits, respectively. From Fig. 4 , when n → ∞, the following is true:
Thus, from (51), (50) can be rewritten as:
where r/l is the eigen frequency of the v-order low-pass filtering net-grid-type scaling inductive fractor. Equation (52) is the non-regularized iterative scaling equation of the v-order low-pass filtering net-grid-type inductive scaling fractor. Thus, the solution of (52) can be given as:
Since 0 < v < 1, when s → 0, s v → 0. Thus, when s → 0 (low-pass filtering), from (53), (52) can be simplified as:
Hence, when s → 0 (low-pass filtering), the solution of (54) can be derived as:
From (53) and (54), we can see that when α = 1, β = 1, (54) can be accurately simplified as κs v = (1/α) κ (αβs) v | α=1, β=1, v=1/2 . The classical 1/2-order netgrid-type inductive fractor is a purely ideal inductive fractor [18] - [23] . Thirdly, with regard to the v-order high-pass filtering net-grid-type scaling inductive fractor shown in Fig. 5 , the fractional-order iterative reactance of the v-order highpass filtering net-grid-type inductive scaling fractor can be derived as:
where F nl v (s) and F (n−1)l v (s) are the driving-point inductive impedance functions of the v-order high-pass filtering netgrid-type inductive scaling fractor with n series circuits and that with (n − 1) series circuits, respectively. From Fig. 5 , when n → ∞, the following is true:
Thus, from (57), (56) can be rewritten as:
where r/l is the eigen frequency of the v-order high-pass filtering net-grid-type scaling inductive fractor. Equation (58) is the non-regularized iterative scaling equation of the v-order high-pass filtering net-grid-type inductive scaling fractor. Thus, the solution of (58) can be given as:
Since 0 < v < 1, when s → ∞, s v /s → 0. Thus, when s → ∞ (high-pass filtering), from (59), (58) can be simplified as:
Hence, when s → ∞ (high-pass filtering), the solution of (60) can be derived as:
From (59) and (60) 
IV. EXPERIMENT AND ANALYSIS

A. APPROXIMATION PERFORMANCE OF ARBITRARY-ORDER FRACTOR OF FHNNs
In this subsection, in order to realize the arbitrary-order FHNNs in the form of an analog circuit that can be applied to defense against chip cloning attacks, the approximation performance of the arbitrary-order fractor of the FHNNs needs to be analyzed firstly.
Example 1: Let's analyze the approximation performance of an arbitrary-order net-grid-type scaling fractor. At first, with regard to the arbitrary-order low-pass filtering netgrid-type capacitive scaling fractor shown in Fig. 2 , for the convenience of the numerical iterative analysis of the approximation performance of the arbitrary-order fractor, the method of diagonalization of matrix is used to illustrate the matrix chain-multiplication of (14), (15), and (16). Thus, from (13) and (20), (62) can be obtained, as shown at the bottom of the next page.
Equation (62) shows that − n n 1 1
a constant matrix, which is only related to two positive scaling constants (α and β) of the v-order low-pass filtering netgrid-type capacitive scaling fractor. Thus, from (20) and (62), we get (63), as shown at the bottom of the next page. Then, from (14) and (63) where
Without loss of generality, the 1/3-order low-pass filtering net-grid-type capacitive scaling fractor is illustrated. Let's set α = 2 and β = 4. Then, from (42) , v = 1/3. From (13)- (16) and (64), the Bode diagram of the 1/3-order open-circuit capacitive reactance (Z om −1/3 ) and the 1/3-order short-circuit capacitive reactance (Z sm −1/3 ) of the 1/3-order low-pass filtering net-grid-type capacitive scaling fractor with m series circuits can be shown as given in Fig. 9 . Fig. 9 shows that both the magnitude and the phase of Z om −1/3 and Z sm −1/3 of the 1/3-order low-pass filtering netgrid-type capacitive scaling fractor with m series circuits can approach that of the 1/3-order capacitive fractor with a high degree of accuracy in a certain pass-band (for instance, when m = 15, the pass-band is 10 −13 rad/sec, 10 0 rad/sec ). The larger m is, the wider the pass-band of the 1/3-order lowpass filtering net-grid-type capacitive scaling fractor is.
Secondly, with regard to the 1/3-order high-pass filtering net-grid-type capacitive scaling fractor shown in Fig. 3 , let's also set α = 2 and β = 4. Then, from (49), v = 1/3. In a similar way, the Bode diagram of the 1/3-order open-circuit capacitive reactance (Z om −1/3 ) and the 1/3-order short-circuit capacitive reactance (Z sm −1/3 ) of the 1/3-order high-pass filtering net-grid-type capacitive scaling fractor with m series circuits can be shown as given in Fig. 10 . Fig. 10 shows that both the magnitude and the phase of Z om −1/3 and Z sm −1/3 of the 1/3-order high-pass filtering netgrid-type capacitive scaling fractor with m series circuits can approach that of the 1/3-order capacitive fractor with a high degree of accuracy in a certain pass-band (for instance, when m = 15, the pass-band is 10 0 rad/sec, 10 13 rad/sec ). The larger m is, the wider the pass-band of the 1/3-order high-pass filtering net-grid-type capacitive scaling fractor is. Further, comparing Fig. 9 with Fig. 10 , we can see that when α = 2, β = 4, and m of the 1/3-order low-pass filtering net-grid-type capacitive scaling fractor and the 1/3-order high-pass filtering one have the same values, the pass-band of the former is the reciprocal of the latter.
Thirdly, with regard to the 1/3-order low-pass filtering net-grid-type inductive scaling fractor shown in Fig. 4 , let's also set α = 2 and β = 4. Then, from (55), v = 1/3. In a similar way, the Bode diagram of the 1/3-order opencircuit inductive reactance (Z om 1/3 ) and the 1/3-order shortcircuit inductive reactance (Z sm 1/3 ) of the 1/3-order low-pass filtering net-grid-type inductive scaling fractor with m series circuits can be shown as given in Fig. 11 . Fig. 11 shows that both the magnitude and the phase of Z om 1/3 and Z sm 1/3 of the 1/3-order low-pass filtering netgrid-type inductive scaling fractor with m series circuits can approach that of the 1/3-order inductive fractor with a high degree of accuracy in a certain pass-band (for instance, when m = 15, the pass-band is 10 −13 rad/sec, 10 0 rad/sec ). The larger m is, the wider the pass-band of the 1/3-order lowpass filtering net-grid-type inductive scaling fractor is.
Fourthly, with regard to the 1/3-order high-pass filtering net-grid-type inductive scaling fractor shown in Fig. 5 , let's also set α = 2 and β = 4. Then, from (61), v = 1/3. In a similar way, the Bode diagram of the 1/3-order opencircuit inductive reactance (Z om 1/3 ) and the 1/3-order shortcircuit inductive reactance (Z sm 1/3 ) of the 1/3-order high-pass filtering net-grid-type inductive scaling fractor with m series circuits can be shown as given in Fig. 12 . Fig. 12 shows that both the magnitude and the phase of Z om 1/3 and Z sm 1/3 of the 1/3-order high-pass filtering netgrid-type inductive scaling fractor with m series circuits can approach that of the 1/3-order inductive fractor with a high degree of accuracy in a certain pass-band (for instance, when m = 15, the pass-band is 10 0 rad/sec, 10 13 rad/sec ). The larger m is, the wider the pass-band of the 1/3-order high-pass filtering net-grid-type inductive scaling fractor is. Further, comparing Fig. 11 with Fig. 12 , we can see that when α = 2, β = 4, and m of the 1/3-order low-pass filtering net-grid-type inductive scaling fractor and the 1/3-order high-pass filtering one have the same values, the pass-band of the former is the reciprocal of the latter.
B. ANALOG CIRCUIT REALIZATION OF 1/3-ORDER FHNN
In this subsection, the arbitrary-order FHNNs are achieved by analog circuit realization and its ability of defense against chip cloning attacks is illustrated in detail experimentally. Without loss of generality, we suppose the FHNN to be achieved has two neurons with identical fractional-order. The fractional-order of either neuron of the FHNN is equal to v 1 = v 2 = 1/3. Thus, we can implement either neuron of a 1/3-order FHNN with the 1/3-order high-pass filtering net-gridtype capacitive scaling fractor shown in Fig. 13 . For the convenience of illustration, we make the convergence trajectories of the two outputs of the FHNN do not overlap. With respect to circuit configuration of the FHNN shown in Fig. 1 , let's set the input currents i 1 = i 2 = 0, the feedback resistances R 12 = 300 and R 21 = 250 , and the shunting resistances R = 0.01 . Let's choose the integrated operational amplifier of OP37G to implement either neuron of the FHNN. Using commonly used PCB design software of Cadence OrCAD v16.6, the analog circuit realization of a 1/3-order FHNN of original chip can be simulated as shown in Fig. 14 .
From Fig. 14 , the convergence trajectory performance of either neuron of the 1/3-order FHNN of original chip can be obtained. Thus, the time response curves of two outputs of the 1/3-order FHNN of original chip can be shown in Fig. 15 . Fig. 15 shows that two outputs of the 1/3-order FHNN of original chip are all gradually convergent. Corresponding to the input (0 , 0) of the 1/3-order FHNN of original chip, its two outputs converge to (9.0450V , 7.5850V ). Therefore, (9.0450V , 7.5850V ) is one of the attractors of the 1/3-order FHNN of original chip. By means of detecting the output voltages of a FHNN, we can very easily determine whether it has been chip cloned or not. Then, we can apply the FHNN to defense against chip cloning attacks [37]- [40] .
Without loss of generality, it is assumed that the manufacture errors of the resistance and capacitance of chip cloning attacks are all subject to Gaussian distribution. The Gaussian distributions of the resistance error and the capacitance error of chip cloning attacks obey N (0, 0.01) and N (0, 0.81), respectively. Thus, from Fig. 13 , two 1/3-order high-pass filtering net-grid-type scaling capacitive fractors of chip cloning attacks can be shown in Fig. 16 .
Comparing Fig. 13 with Fig. 16 , we can see that the errors of resistance and capacitance of two 1/3-order high-pass filtering net-grid-type scaling capacitive fractors of chip cloning attacks are relatively small. As a matter of fact, chip cloning attacks slightly change the fractional-order of the fractionalorder fractor. The fractional-orders of two 1/3-order highpass filtering net-grid-type scaling capacitive fractors of chip cloning attacks are no longer equal to 1/3.
Using two 1/3-order high-pass filtering net-grid-type scaling capacitive fractors of chip cloning attacks, a 1/3-order FHNN with two neurons of chip cloning attacks can be implemented as shown in Fig. 17 . From Fig. 17 , the convergence trajectory performance of either neuron of the 1/3-order FHNN of chip cloning attacks can be gotten. Thus, the time response curves of two outputs of the 1/3-order FHNN of chip cloning attacks can be shown in Fig. 18 . Fig. 18 shows that corresponding to the input (0 , 0) of the 1/3-order FHNN of chip cloning attacks, its two outputs converge to (9.0820V , 7.5280V ). Therefore, (9.0820V , 7.5280V ) is one of the attractors of the 1/3-order FHNN of chip cloning attacks. Comparing Fig. 15 with Fig. 18 , we can see that the values of two output voltages of the 1/3-order FHNN of chip cloning attacks deviate slightly from those of the 1/3-order FHNN of original chip. Thus, by means of detecting the output voltages of a FHNN, we can very easily determine whether it has been chip cloned or not.
V. CONCLUSIONS
In this paper, based on fractional calculus, the arbitraryorder fractor is proposed to implement the analog circuit realization of the arbitrary-order FHNNs and the fractor based FHNNs are firstly proposed to apply to the hardware security of defense against chip cloning attacks. In particular, the arbitrary-order net-grid-type scaling fractor is proposed simultaneously, whose circuit configuration can be achieved more convenient than any other discovered approximate implementation of the arbitrary-order fractor. From aforementioned illustration, we can see that the FHNNs have a significant and promising intrinsic capability to distinguish chip devices from one another. The analog circuit of the FHNNs is presented as the physical embodiment of the fractor. The fundamental idea behind the FHNN is that a fractor based neural networks can be described in terms of attractors that are in turn very sensitive to process variations in the reactance values of resistors and capacitors that comprise fractor. This sensitivity can then be leveraged to provide a high degree of entropy that can be applied for mitigating cloning. The FHNNs can be applied to the hardware security of defense against chip cloning attacks. Different order FHNNs can be achieved and distributed for different users, respectively. Thus, in a similar way to frequency band, order band can be also allocated efficiently that is another emerging promising electronic resource.
With respect to the state-of-the-art application of the FHNNs to defense against chip cloning attacks, there are many fascinating issues else need to be further discussed, such as the implementation cost, the constant-order performance, the electrical performance stability under electromagnetic disturbance, and the amount of entropy of the FHNNs. It will be further discussed in detail in my future work. 
